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Abstract
We study in this paper the effect of porous silicon (PS)-based gettering procedure on electronic quality of p-type Czochralski
silicon wafers. We analyzed the effect of N2 and O2 atmospheres on the gettering effectiveness. In addition, we give results on
using co-gettering procedures based on the combination of PS with Aluminium (Al), and PS with phosphorus (P). Experiments
are made in a closed infrared tubular furnace for temperatures ranging between 700°C and 950°C. The efficiency of gettering was
monitored by Hall mobility of majority charge carriers deduced from Hall Effect measurement at ambient temperature of the
fabricated Metal-Oxide-Silicon (MOS) devices. These results are confirmed with Capacitance-Voltage (C-V) spectroscopy
technique at high frequency. Hence, in the linear region of C-2-(V) characteristics of the Schottky diode, the slope of curves (in
linear regions) decreases, which indicates an improvement of the ionized boron concentration in the p-type silicon. Results are
analyzed and compared to those carried out on a reference sample (i.e.; without gettering).
© 2009 Elsevier B.V.
PACS: 71.55.Cn; 72.20.Ee; 73.40.Qv; 61.72.S-; 61.72.uf.
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1. Introduction
Czochralski silicon (Cz-Si) is the mostly important semiconductor material used in microelectronic technology.
Unfortunately, it is well known that unwanted impurities like third transition metallic ones are usually incorporated
in silicon ingot during crystal growth. Impurities with high diffusivity and low solubility in Silicon (Si) accumulate
in the active device regions during various processing steps. Hence, deep levels in the band gap of the
semiconductor are created, decreasing drastically the minority carrier lifetime, and then, deteriorating the bulk
diffusion length. This in turn, leads to an increase of the leakage current in the reverse bias when the device is under
utilization. Therefore, gettering could be an alternative technique, by which, active metallic impurities can be
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removed from or reduced in the device active region [1]. The extrinsic gettering mechanism such as phosphorus
diffusion gettering (PDG), aluminum alloy gettering (AlG) combined with porous silicon (PS) have shown
beneficial effects to improve silicon solar cell efficiency [2-3].
In this paper, we analyze the effect of porous silicon (PS)-based gettering procedure on electronic properties of p-
type Cz-Si wafers. Annealing step was realized in infrared furnace for temperatures ranging between 700°C and
950°C. We investigate the effect of the N2 and O2 atmospheres on the gettering effectiveness. In addition, we use a
co-gettering procedure based on the combination of PS with Aluminium (Al), and PS with phosphorus (P). After the
heating step, wafers were etched to remove the PS films. Than, Metal-Oxide-Semiconductor (MOS) devices were
fabricated. The electrical parameters of latter devices are subsequently investigated by Hall Effect measurements,
high frequency Capacitance-Voltage (C-V) technique and current-voltage (I-V) characterization.
2. Experimental
The Al/SiO2/Si (MOS) devices used in this study were fabricated using (100) monocrystalline Cz-Si wafers.
Samples are boron-doped and have a thickness of 400μm and a resistivity in the range 0.5-2Ωcm. The Si wafer was
cut into small samples having dimension of 2cmx2cm. These substrates were chemically polished using
HF/HNO3/CH3COOH solution at ambient temperature for few minutes. This had removed approximately 10-15μm
of Si from both sides. Finally, these wafers were rinsed in de-ionized water and dried. After cleaning, samples are
subjected to PS formation on their front and back sides. In the following, these samples are numbered S1, S2, S3 and
S4: S1 is N2-PS-gettered, S2 is O2-PS-gettered, S3 is P-PS-co-gettered and sample S4 is Al-PS-co-gettered.
Samples S1, S2, S3 and S4 are compared to a reference sample S0. Samples S1 and S2 are annealed at 980°C for
60 min in N2 and O2 atmospheres, respectively. For phosphorus diffusion, the heating temperature of sample S3 is
900°C and the duration is 90 min. However, for sample S4, a thick film of high quality aluminum layer (of >1μm)
was deposited by the vacuum evaporation technique on both sides of the sample followed by a heating at 850°C for
30 min.
For annealing, we use a rapid thermal processing (RTP) tubular furnace, equipped with infrared lamps, which
activate the diffusion of phosphorus in p-type silicon and the formation of the Al-Si eutectic during the annealing
stage. After the annealing process, the PS films were chemically removed (etched) by a solution mixture composed
of HF: 16%, HNO3:64% and CH3COOH: 20%.
The oxide layer of the studied devices was formed using consecutively HCl/H2O2/H2O solution with a 1:1:5
volume ratio, and a NH4/H2O2/H2O solution at 70-80˚C. After oxide formation, ohmic back and front contacts were
realized by evaporating a thick Al films. The process sequence of obtained MOS device fabrication is shown in the
scheme of figure 1.
Figure 1: The chemical process sequences for MOS structure fabrication and characterization.
Cleaning of P-type Cz-Si wafer, 2cm x 2cm after gettering process
Thin oxide layer formation (HCl:1, H2O2:1,
H2O:5) following (NH4:1, H2O2:1, H2O:5)
Al evaporation for back ohmic
Annealing of the back ohmic
Front metal Al evaporation
Hall Effect/capacitance analysis
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Then, the Metal-Insulator (Oxide)-Semiconductor devices were subjected to electrical characterizations. Hence,
we perform high frequency (100 KHz) capacitance-voltage measurements (C-V) and current-voltage (I-V)
characterization at room temperature. In addition, we carry out Hall Effect measurements using the standard Van der
Paw configuration with a 0.5 T magnetic field. Results of these characterizations are compared to those performed
on a reference sample.
3. Results and discussion
Utilizing the Hall Effect technique, we carry out the Hall mobility and the concentration of majority carriers.
Results are reported in Table 1 (Hall Effect measurements). One can notice that compared to the reference device,
Hall mobility of carriers are drastically improved for all gettered samples. The best result is obtained when the wafer
is treated in oxygen environment. However, gettering with phosphorus or aluminium leads to comparable results and
represent a large improvement as compared to the gettering under N2 atmosphere.
These results also, had shown a decrease of the free carrier concentration NA after all gettering processes. The
best result is obtained when the sample is gettered in O2 atmosphere. This large improvement might be due to the
thick SiO2 layer which could induces an expansion inside the pores and hence in the volume of the PS layer,
enabling an increasing of the impurity diffusion coefficients near the PS skeleton [4].
It’s well known that the presence of PS in both sides of silicon substrates may enhance the solubility of impurities
on PS-Si interface caused by the increase of PS lattice parameters [4]. Moreover, annealing substrates (Cz-Si) at
high temperature under different atmosphere (N2 or O2) can be accompanied by accumulation of undesirable
impurities at its surface, reducing the concentration of impurities in the bulk. That is, the PS surface works as a
getter sites present at the pore walls, which permit us to consider the PS layers as a useful imperfection, for Cz-Si
effective gettering.
Table 1. Mobility and carrier density at room temperature of samples S0, S1, S2, S3 and S4. Measurements were determined from Hall Effect and
capacitance measurements using the Schottky diode model of the MOS structure
Samples Hall Effect technique Capacitance technique
Hall mobility
(cm2V-1s-1)
Free carrier concentration
p(cm-3)
Majority carrier concentration
NA (cm-3)
S0: Reference 125 3.1 10
16 2.66 1016
S1: N2-PS-
gettering
393 1.2 1016 1.12 1016
S2:O2-PS-
gettering
1400 4.3 1015 3.20 1015
S3: P-PS-co-
gettering
635 9.1 1015 7.98 1015
S4: Al-PS-co-
gettering
712 8.5 1015 7.13 1015
Gettering of impurities by heavily aluminum and phosphorus diffusion is a method commonly widely used in the
semiconductor device industry. In this study we use the aluminum gettering process combined with PS and annealed
above the eutectic temperature. Indeed, solubility of metallic atoms is drastically high in liquid aluminum-silicon
alloy than in silicon. The eutectic transitions of the Al-Silicon phase diagram indicate that Al alloys with the silicon
and will melt above 577˚C. Metallic impurity solubilities in silicon are significantly lower. Hence, one may guess
that the spectacular enhancement of the mobility and the decrease of majority carrier density (cf. Table 1) for the
sample heated at 850°C and during a minimal time (30min) compared to the untreated sample, is due to the very
high solubility of impurities within the Al-PS layer. In fact, the solubility of other metals in Al is very high and even
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higher above the eutectic temperature at which a liquid Al-Si alloy is formed. This leads to a significant gettering
effect. This molten alloy acts as an infinite sink for impurities diffusing out of the silicon wafer, and fast diffusers
are readily gettered. The annealing temperature is above the Al-Si eutectic one and the gettering mechanism is well
understood in terms of segregation gettering [5]. For the case of gettering using phosphorus diffusion combined with
a sacrificial PS layer, the experimental results (cf. Table 1) at optimum temperature (900°C) and duration (90min)
prove the gettering efficiency. The increase in mobility of the majority carrier is due to the reduction of defect
centre. These improvements of electrical parameters could be attributed to the removal of eventual bulk metal
impurities (Fe, Cu, etc...) and their trapping into the N+/PS layer. During the gettering procedure, the two competing
mechanisms of impurity gettering and thermal degradation are simultaneously at work. Initially, gettering is the
dominant mechanism, due to the abundance of easily getterable impurities, and the recombination lifetime increases
dramatically. It’s shown that high temperature annealing in infrared furnace has enhanced the impurity diffusion into
the porous silicon layer [6], thereby acting as an efficient external gettering site. This enhancement is confirmed also
by an improvement of thediffusion length of minority carrier and was described elsewhere [7].
In order to complement these results, C-V measurements were performed. Plots of the corresponding 1/C2 v.s
reverse bias obtained at room temperature are presented in figure2.
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Curves in the last figure are almost linear, indicating that the impurity density is fairly homogenous. This type of
behavior is associated with the absence of deep states. The capacitance associated with the depletion region of a
Schottky barrier diode provides information on the density and characteristics of the electronically active centers in
the material. In this case, the capacitance is not related to the trap density [9-10] but to the carrier density N = NA-
ND. The effect of interface states at a thin oxide between metal and semiconductor is studied at low temperature. In
the present work, we use p-type silicon; also the carrier concentration is equivalent to the majority carrier
concentration (N  NA). The carrier concentration can be obtained from the slope at low-voltage of the 1/C2 vs. the
bias V according to the formula (1) [9]:
Figure 2: C-2 (V) characteristics of S0, S1, S2, S3 and S4 MOS devices. S0: Reference, S1: N2-PS-gettering,
S2:O2-PS-gettering, S3: P-PS-co-gettering and S4: Al-PS-co-gettering.
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Where q is the magnitude of the electronic change, A is the diode area, ε and ε0 are the dielectric constants of
silicon and vacuum, respectively.
We give in Table 1 (Capacitance measurements using Schottky diode model), values of the majority carrier
concentration deduced from capacitance measurement using the Schottky diode model. Despites some minor
differences as compared to those obtained from the Hall Effect technique, one can notice that results obtained by the
capacitance technique confirm those obtained by Hall Effect measurements. Hence, as compared to the reference
sample, we notice a decrease of the majority carrier concentration for all samples after gettering treatment.
Figure 3 depicts the I-V characteristics under the dark for all devices (i.e; S0, S1, S2, S3, S4). According to the
previous results, the observed improvement in I-V characteristics can be ascribed to an enhancement of the current
collection efficiency. In the forward bias, the leakage current due to the escape of holes through deep recombination
centers is less pronounced after gettering. In general, gettering is a three-step process which removes unwanted
impurities from active zones of the wafers and traps them in defect containing regions or in a zone where the
solubility is enhanced. The impurities must be at first released from their original and undesirable state, so that they
can at a second step diffuse through the crystal, and finally, be captured at the gettering site.
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4. Conclusion
This paper shows that porous silicon-based gettering procedure of Cz-Si under N2/O2 atmosphere, and co-
gettering techniques combining Al with PS and P with PS, are efficient trends in order to improve the electrical
outputs of silicon MOS diodes. Hall Effect measurements prove the enhancement of mobility and concentration of
majority carriers in gettered substrate. In addition, capacitance measurement technique confirms the same result.
The dark I-V characteristics of Al/SiO2/P-Si (MOS) structures show an improvement of the electrical properties.
Gettering using porous silicon turns to be a widely used technique to enhance the MOS device performance.
Figure 3: Dark I-V characteristics of S0, S1, S2, S3 and S4 MOS devices. S0: Reference, S1: N2-PS-gettering,
S2:O2-PS-gettering, S3: P-PS-co-gettering and S4: Al-PS-co-gettering
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